

FEATURES

- VIN Input Voltage Range: 4.2V-20V
- PVIN Input Voltage Range: 1V-17V
- Up to 20W Power Transfer
- Integrated Full-Bridge Power Stage with 13-mΩ Rdson of Power MOSFETs
- Optimized for EMI Reduction
- Build-in 3.3V-200mA LDO
- Provide 2.5V Voltage Reference
- Integrated Lossless Input Current Sensor with ±2% accuracy for FOD and current Demodulation
- 3.3V and 5V PWM Signal Logic compatible
- Input Under-Voltage Lockout
- Over Current Protection
- Over Temperature Protection
- 3mm*4mm QFN-19L Package

APPLICATIONS

- WPC Compliant Wireless Chargers of 5W to 15W Systems for Mobiles, Tablets and Wearable Devices
- General Wireless Power Transmitters for Consumer, Industrial and Medical Equipment
- Multi-coil Wireless Power Transmitters

DESCRIPTION

The SCT63241 is a highly integrated Power Management IC allows achieving high performance, high efficiency and cost effectiveness of wireless power transmitter system compliant with WPC specification to support up to 20W power transfer, working with a wireless application specific controller or a general MCU based transmitter controller.


This device integrates a 4-MOSFETs full bridge power stage, gate drivers, a 3.3V LDO, a 2.5V accurate voltage reference and input current sensor for both system efficiency and easy-to-use.

The proprietary gate driving scheme optimizes the performance of EMI reduction to save the system cost and design. The proprietary lossless current sensing circuitry with ±2% accuracy monitors input current of full bridge to support Foreign Object Detection FOD and current demodulation. The buildin 3.3V low dropout regulator LDO can provide power supplies to transmitter controller and external circuitries.


The SCT63241 features input Under-Voltage Lockout UVLO, over current, short circuit protection, and over temperature protection.

The SCT63241 is available in a compact 3mm*4mm QFN package.

TYPICAL APPLICATION



Power Transfer Efficiency with 15W RX @ Vout=12V





DEVICE ORDER INFORMATION

SCT63241FIA ⁽¹⁾	3241	QFN-19L


⁽¹⁾ For Tape & Reel, Add Suffix R (e.g. SCT63241FIAR)

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted(1)

Over operating need an temperature unio			
VIN	-0.3	24	V
PVIN1, PVIN2	-0.3	20	V
SW1,SW2	-1	20	V
BST1,BST2	-0.3	26	V
BST1-SW1,BST2-SW2	-0.3	6	V
VDD, V3P3, VREF, ISNS, EN, PWM1, PWM2	-0.3	6	V
Operating junction temperature TJ ⁽²⁾	-40	125	°C
Storage temperature TSTG	-65	150	°C

PIN CONFIGURATION



⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

PIN FUNCTIONS

PVIN1	1	Input supply voltage of half-bridge FETs Q1 and Q2. Connected to the drain of high side FET Q1. a local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
PGND	2	PGND is the common power ground of the full bridge, connected to the source terminal of low side FETs Q2 and Q4 internally.
PVIN2	3	Input supply voltage of half-bridge FETs Q3 and Q4. Connected to the drain of high side FET Q1. Local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
VIN	4	Input supply voltage. Add a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
GND	5	Power ground.
GND	6	Power ground.
NC	7	Must let floating in application.



⁽²⁾ The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

VDD	8	Input power supply for gate driver of power stage, the 3.3V LDO and the 2.5V voltage reference. Connect a local bypass capacitor from this pin to GND pin.	
V3P3	9	3.3V LDO output. Connect 1uF capacitor to ground.	
BST2	10	Power supply bias for the high-side power MOSFET gate driver of Q3 as shown in the block diagram. Connect a 0.1uF capacitor from BST2 pin to SW2 pin.	
SW2	11	Switching node of the half-bridge FETs Q3 and Q4.	
SW1	12	Switching node of the half-bridge FETs Q1 and Q2.	
BST1	13	Power supply bias for the high-side power MOSFET gate driver of Q1 as shown in the block diagram. Connect a 0.1uF capacitor from BST1 pin to SW1 pin.	
VREF	14	Output of the 2.5V LDO. Connect a 1uF capacitor to ground.	
ISNS	15	Current detection output. The voltage of the pin is proportional to the input current.	
AGND	16	Analog ground of the IC	
PWM2	17	PWM logic input to the FET Q3 and Q4 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q4, and turns on the high-side FET Q3. Logic LOW turns of the high-side FET Q3 and turns on the low-side FET Q4. When PWM input is in the tristate mode, both Q3 and Q4 are turned off.	
PWM1	18	PWM logic input to the FET Q1 and Q2 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q2, and turns on the high-side FET Q1. Logic LOW turns of the high-side FET Q1 and turns on the low-side FET Q2. When PWM input is in the tristate mode, both Q1 and Q2 are turned off.	
EN	19	Enable pin. Pull the pin high or keep it floating to enable the IC. When the device is enabled, if VIN higher than UVLO threshold and VDD is established, power stage responds to PWM input logic then.	

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

V _{IN}	Input voltage range	4.2	20	V
Pvin	Input voltage range	1	17	
TJ	Operating junction temperature	-40	125	°C

ESD RATINGS

V	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-1	+1	kV
Vesd	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014specification, all pins ⁽²⁾	-0.5	+0.5	kV

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

 $R_{\theta JA}$



board (PCB) on which the SCT63241 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads of the SCT63241. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual $R_{\theta JA}$ and $R_{\theta JC}$.

ELECTRICAL CHARACTERISTICS

V_{IN}=V_{PVIN1}=V_{PIN2}=12V, VDD=5V, typical value is tested under 25°C. V_{IN} Operating input voltage 4.2 20 V PVIN Operating input voltage 1 17 VIN UVLO Threshold 3.6 V_{IN} rising $V_{\mathsf{IN}_\mathsf{UVLO}}$ Hysteresis 400 m۷ V_{DD} UVLO Threshold ٧ V_{DD} rising 3.8 V_{DD} uvlo Hysteresis 440 mV Shutdown current from VIN pin EN=0V, VIN=12V 1 3 μΑ I_{SHDN} Shutdown current from PVIN1.PVIN2 EN=0V, PVIN=12V 1 3 uА ISHDN PVIN Shutdown current from VDD EN=0V, VDD=5.5V 18 26 uΑ ISHDN VDD EN floating, VDD=5.5V, no IVINQ Quiescent current from VIN pin 160 uΑ loading on LDO EN floating, VDD=5.5V, no Quiescent current from PVIN1, PVIN2 50 uA **I**PVINQ loading on LDO EN floating, VDD=5.5V, no Quiescent current from VDD pin 270 ΙQ uA loading on LDO $V_{\mathsf{EN}\ \mathsf{H}}$ Enable high threshold 1.18 V VEN L Enable low threshold 1.1 V_{IH} PWM1, PWM2 Logic level high V3P3=3.3V, VDD=5V 2.65 PWM1, PWM2 Logic level low V3P3=3.3V, VDD=5V 0.55 V_{IL} PWM1, PWM2 Tri-state voltage Vts 1.2 R_{DSON Q1} High-side MOSFETQ1 on-resistance V_{BST1}-V_{SW1}=5V 13 $m\Omega$ VDD=5V RDSON Q2 Low-side MOSFETQ2 on-resistance 13 mΩ High-side MOSFETQ3 on-resistance V_{BST2}-V_{SW2}=5V 13 mΩ RDSON_Q3 VDD=5V 13 RDSON Q4 Low-side MOSFETQ4 on-resistance $m\Omega$ High-side current limit threshold 12.5 Α ILIM V_{3P3} Output voltage Cout=1uF, VDD=5V 3.267 3.3 3.333 200 **Output current Capability I**3P3 mΑ Short current 50 mΑ Isc₁ V_{2P5} Output voltage reference Cout=1uF, VDD=5V 2.475 2.5 2.525



mΑ

mΑ

100

40

Output current Capability

Short current

I3P3

 I_{SC2}

V _{ISNS0}	Voltage with no input current	I _{PGND} =0A ,Tj=25°C PWM1=PWM2=0V	0.585	0.6	0.615	V
Risns	Input current to output voltage gain	VISNS=VISNS0+IPGND*RISNS	0.98	1	1.02	V/A
V _{ISNS1}	Voltage with 0.6A input current	I _{PVIN} =0.6A, Tj=25℃	1.176	1.2	1.224	V
V _{ISNS2}	Voltage with 1A input current	I _{PVIN} =1A, Tj=25℃	1.568	1.6	1.632	V
			·			
T _{SD}	Thermal shutdown threshold	T _J rising		155		°C
ISD	Hvsteresis			35		°C



TYPICAL CHARACTERISTICS




Figure 2. Transfer Efficiency with 5W RX@ Vout=5V




Figure 4. Transfer Efficiency with 15W RX@ Vout=12V




Figure 6. 3.3V LDO lout vs Vout




Figure 3. Transfer Efficiency with 10W RX@ Vout=9V




Figure 5. 2.5V LDO lout vs Vout





Figure 7. Current Sense Output Voltage vs Iin



FUNCTIONAL BLOCK DIAGRAM





OPERATION

The SCT63241 is a highly integrated power management unit optimized for wireless power transmitter applications. This device integrates the power functions required to a wireless power transmitter including full bridge power stage to convert DC input power to AC output for driving LC resonant circuit, lossless current sensing with ±2% accuracy, 3.3V output LDO for powering MCU and a 2.5V reference voltage.

The SCT63241 has four power input pins. VIN power for the internal analog block. PVIN1 and PVIN2 are connected to the power FETs of the full bridge and conducts high currents for power transfer. VDD is the power supply for internal two LDOs and full bridge MOSFET's gate driver.

VIN and PVIN1, PVIN2 can be powered separately for more flexibility of system power design. The operating voltage range for VIN is from 4.2V to 20V. An Under-voltage Lockout(UVLO) circuit monitors the voltage of VIN pin and disable the IC operation when VIN voltage falls below the UVLO threshold of 3.2V typically. The maximum operating voltage for PVIN is up to 17V while the minimum voltage accepted can be down to 1V. Another UVLO circuit also supervise the VDD voltage which is the power supply for gate drivers of full bridge MOSFETs. Full bridge will work when VDD UVLO release.

Two independent PWM signals control two separate half bridge MOSFETs with internal adaptive non-overlap circuitry to prevent the shoot-through of MOSFETs in each bridge. PWM logics are compatible for both 3.3V and 5V IOs so the SCT63241 can accept PWM signal from the controller with using either 3.3V or 5V power supply.

The full bridge of power MOSFETs includes proprietary designed gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off time, which further erases high frequency radiation EMI noise caused by the MOSFETs hard switching. This allows the user to reduce the system cost and design effort for EMI reduction.

The SCT63241 full protection features include VIN and VDD under-voltage lockout, over current protection with cycle-by-cycle current limit and hiccup mode, output hard short protection for 4-MOSFETs full bridge, current limit and current fold back at hard short for two LDOs and whole chip thermal shutdown protection.

When the VIN pin voltage rises above 3.6V and the EN pin voltage exceeds the enable threshold of 1.18V, the chip enables at once. And the device disables when the VIN pin voltage falls below 3.2V or when the EN pin voltage is below 1.1V. Once VDD rise up to 3.8V, the V3V and VREF output ramp up. When V3V is higher than 3V, 4-MOSFETs full bridge allows PWM signal to control for switching. PWM input cannot control full bridge of MOSFETs if VDD drop to 3.36V or V3V drop to 2.7V.

An internal 1.5uA pull up current source to EN pin allows the device enable when EN pin is floating to simply the system design. If an application requires a higher system under voltage lockout threshold, two external resistors divider(R1 and R2) in Figure 9 can be used to achieve an expected system UVLO. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$V = 1.18 1 + \frac{R1}{R2} 1.5uA R1 (1)$$

$$V = 1.1 1 + \frac{R1}{R2} 5.5uA R1$$
 (2)




Figure 9. System UVLO by enable divider



The SCT63241 integrate full bridge power stage with only 13mohm on-resistance for each power MOSFET optimized for wireless power transmitter driving the LC resonant circuit. This full bridge is able to operate in a wide switching frequency rang1.748 Td05 Tw 6C5003 T 0.00G.001g0.6 (i)1.0 Tw2()Tj0.001 Tc 0.092 T1w 58874 0 Td0K(t)03 F




The SCT63241 also has an integrated low-dropout voltage regulator which powered from VDD and supply regulated 2.5V voltage on VREF pin. The accuracy of the VREF voltage is ±1% and output current capability is 100mA. This voltage regulator can be used as the supply voltage or a reference voltage to external IC and circuit.


It is recommended to connect a decoupling ceramic capacitor of 1uF to 10uF to the VREF pin. Capacitor values outside of the range may cause instability of the internal linear regulator.

The SCT63241 protects the device from the damage during excessive heat and power dissipation condition. Once the junction temperature exceeds 155C, the thermal sensing circuit stops two LDOs and full bridge of 4-MOSFETs' working. When the junction temperature falls below 120C, then the device restarts.



APPLICATION INFORMATION










Figure 16. Full bridge @Vin=5V, RX=5W

Figure 17. Full bridge @Vin=9V, RX=10W



Proper PCB layout is a critical for SCT63241's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

- 1. Bypass capacitors from PVIN to PGND should put next to PVIN and PGND pin as close as possible especially for the two small capacitors.
- 2. PGND connect to bottom layer by via between capacitors.
- 3. Bypass capacitors from VIN to GND should put next to VIN and GND pin as close as possible especially for the small capacitor.
- 4. Buck converter output capacitor's ground should connect to GND directly to minimize the power loop.
- 5. Bypass capacitor for VDD place next to VDD pin and GND pin.
- 6. Bypass capacitor for V3P3 place next to V3P3 pin.
- 7. Bypass capacitor for VREF place next to VREF pin.
- 8. AGND pin connect to common ground by Kelvin connection.





Figure 24. PCB Layout Example



PACKAGE INFORMATION



FCQFN-19L (3x4) Package Outline Dimensions

Symbol		Dimensions in Millimeters				
Symbol	Min.	Nom.	Max.			
Α	0.80	0.80 0.85 0				
A1	0	0.02	0.05			
b	0.20	0.25	0.30			
b1		0.18 REF				
С		0.203 REF				
D	2.90	3.00	3.10			
Nd		2.50 BSC				
Ne		2.00 BSC				
е		0.50 BSC				
e1		1.00 BSC				
E	3.90	3.90 4.00 4.10				
L	0.35	0.40	0.45			
L1	1.95	1.95 2.00 2.05				
L2	0.45	0.45 0.50 0.55				
L3	2.25	2.30	2.35			
L4	0.075 0.125 0.175					

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
SCT63241FIAR	QFN 3mmx4mm	19	5000

	REEL DIMENSIONS				
Reel Width	Α	В	С	D	t
12	Ø329+1		•	•	•



RELATED PARTS

	T
20W High-Integration, High- Efficiency PMIC for Wireless Power Transmitter	 VIN Input Voltage Range: 4.2V-20V PVIN Input Voltage Range: 1V-17V Up to 20W Power Transfer Integrated High Efficiency Full-Bridge Power Stage
Integrate a 5V-1A Step-down DC/DC converter compared with SC63241.	 Integrated High Efficiency 5V-1A Step-down DC/DC Converter Optimized for EMI
	Build in 3.3V-200mA LDOProvide 2.5V Voltage Reference
	 Integrated Input Current sense with ±2% accuracy for FOD and modulation
	3.3V and 5V PWM Signal compatible
	Input Under-Voltage Lockout
	Over current protection
	3mm*4mm QFN-19L Package

